Stock LLM Wiki

報告_OCP2026_TE_448G共封裝銅纜_20261015

PDF 原檔:報告_OCP2026_TE_448G共封裝銅纜_20261015_original.pdf

講者公開簡報(OCP 官方 Recorded Content 頁提供下載)。文字以 PyMuPDF 逐頁抽取,### p<n> 為頁碼;圖表內容見原檔。

圖片清單(已驗證 2026-10-19)

檔名 頁 分類 親眼所見內容
報告_OCP2026_TE_448G共封裝銅纜_20261015_p2.png p2 真資料圖 三種封裝形態側視示意:傳統主機板(走線到前面板模組)、Near Packaged Copper(封裝旁連接器經短 PCB 走線再接纜)、Co-Packaged Copper(連接器在封裝基板上、直接接纜)
報告_OCP2026_TE_448G共封裝銅纜_20261015_p3.png p3 真資料圖 Twinax vs 板上走線插損曲線(250mm 30AWG 纜 vs 254mm stripline):112GHz 處 twinax 約 -4dB、走線約 -23dB
報告_OCP2026_TE_448G共封裝銅纜_20261015_p5.png p5 真資料圖 448G CPC/NPC 到背板通道模擬(PAM6):90GHz 插損 CPC 約 -6dB、NPC 約 -12dB;右為回損曲線;下方為 350mm 30AWG CPC 與 250mm 30AWG + 100mm PCB 走線 NPC 的通道示意;註明不含封裝損耗
報告_OCP2026_TE_448G共封裝銅纜_20261015_p6.png p6 真資料圖 448G CPC/NPC 到 I/O 通道模擬(PAM4):112GHz 插損 CPC 約 -7dB、NPC 約 -14dB,120GHz 以上急降;右為回損曲線;通道示意同上,接 I/O connector
報告_OCP2026_TE_448G共封裝銅纜_20261015_p8.png p8 真資料圖 溫度對纜線插損:20℃ 到 90℃ 增量近線性上升,90℃ 約 +2.4dB;文字稱 1m 纜每升 10℃ 損耗增 3%-5%

原始內容

p1

Sakina Naqvi System Architect, TE Connectivity Usman Saeed Principal System Architect, TE Connectivity Co-Packaged Copper at 448G: Balancing Electrical Efficiency with System Level Complexity SERVER: COMPOSABLE MEMORY SYSTEMS (CMS)

p2

What is Co-Packaged Copper? • As data rates increase, the distance electrical signals can travel through a conventional PCB decreases. • CPC is about using fundamental pieces of technology that we understand well and deploying them in new areas. • CPC advantages: o Shorter electrical paths o Lower signal loss o Higher bandwidth density o Cost-effective and simplified connectivity Traditional Motherboard Near Packaged Copper “NPC” Co-Packaged Copper “CPC” Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification.

p3

• Twinax vs. PCB Trace: o Twinax cable delivers lower loss and better cross-talk • Drainless vs. Drain Cables: o Drain cable simplifies shield termination and increases stiffness • Cable/Connector Terminations: o Maintain controlled differential impedance • Breakout Region Design: o Pin escape/fanout is often the channel limiter • Skew: o Intra-pair skew limits BER o Inter-pair to stay within de-skew budgets • Cable Loss: o Low-Dk/foam-like dielectrics and optimized shields reduce high- frequency loss System Level Considerations for CPC Assumptions: • 250 mm 30AWG cable vs. 254 mm stripline trace Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification. Magnitude, dB Frequency, GHz Insertion Loss (Twinax vs. Trace) IL @ 112 GHz ~ 4 dB IL @ 112 GHz ~ 23 dB

p4

System Level Challenges – Bending/Twisting • 448G is sensitive to bend radius and results in skew • Ideally, each bend would be followed by an equal and opposite bend to minimize skew • A fixed time skew consumes more timing budget at higher data rates Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification. 45-degree radial bend 0-degree radial bend (good-way bend)

p5

Simulated - 448G CPC/NPC to Backplane Channel (PAM6) Magnitude, dB Magnitude, dB Frequency, GHz Frequency, GHz Insertion Loss Return Loss IL @ 90 GHz ~ 6 dB IL @ 90 GHz ~ 12 dB Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification. Assumptions: o No package loss included in channel Key Takeaway: o At 448G, CPC provides lower insertion loss than NPC

p6

Simulated - 448G CPC/NPC to I/O Channel (PAM4) Magnitude, dB Magnitude, dB Frequency, GHz Frequency, GHz Insertion Loss Return Loss IL @ 112 GHz ~ 7 dB IL @ 112 GHz ~ 14 dB Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification. Assumptions: o No package loss included in channel Key Takeaway: o At 448G, CPC provides lower insertion loss than NPC

p7

• CPC solves the ASIC “escape” problem by moving high-speed signals quickly from the package into twinax cables. • Now the cable/connector system becomes part of the ASIC package itself, so all these components must be designed together. • As bandwidth and I/O density increase, the available ASIC package perimeter remains constrained, increasing connector, cable routing, and assembly complexity. • Manufacturing Considerations: o Connector tolerances become increasingly important at the system level o Cable strain needs to be managed at the package interface o Package warpage needs to be accounted for when integrating materials with different coefficients of thermal expansion High Radix Systems vs. Manufacturing Complexity Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification.

p8

• CPC places high-speed connectors directly within the ASIC package thermal environment • CPC design partners are accounting for package, substrate, cold-plate, and cable induced mechanical loads across thermal cycling • Temperature dependent cable loss is understood and is incorporated into channel margin Designing CPC for the ASIC Thermal Environment Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification. IL @ 90 °C ~ 2.4 dB Δ Magnitude, dB Temperature, °C Insertion Loss Key Takeaway: o Cable loss (in dB) increases 3% - 5% for every 10°C increase for a 1m cable

p9

CPC as a Natural Transition to CPO • CPC and CPO can share a common reference architecture for front panel or backplane connectivity • Co-Packaged Copper builds the package-level electrical, mechanical, and thermal integration practices that can support a future transition to CPO. Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification. Co-Packaged Copper Co-Packaged Optics

p10

• Next Steps: o Share channel-level SI data to support next-generation channel analysis and validation o Work with ecosystem partners to develop common standards and interoperability guidelines for copper and optical interconnects • Contacts: o TE 448G CPC: Rahul Sharma (sharmar@te.com) o TE System Architecture: Sakina Naqvi (sakina.naqvi@te.com) & Usman Saeed (usman.saeed@te.com) • Where to find additional information: o OCP Server Project Wiki o Server Specifications & Designs Call to Action Note: The TE products shown and discussed in this presentation are shown for reference only and are not currently licensed Contributions to any OCP specification.

p11

(本頁無可抽取文字,內容在圖中)